What changed, and why it matters
This commit corrects the wrong GPIO pin assignment for the interrupt line of the Tropic01 secure chip on Trezor T3W1 hardware revisions A, B, and C. Previously the interrupt pin was set to the same pin as the power-control line, which does not match the hardware schematic. The commit message says this interrupt pin has not been used so far, so the practical security impact appears low.
No immediate action required beyond normal review. If the Tropic01 interrupt line becomes used in future firmware, verify that the corrected GPIO mapping is consistently applied and that interrupt handlers and power-control logic do not conflict.
Security signals we found
Incorrect hardware pin mapping for a secure-element interrupt line
Fix references an external hardware schematic rather than a security advisory
Evidence from the diff
The patch changes TROPIC01_INT_PORT/PIN/CLK_EN from GPIOB pin 11 to GPIOD pin 8 in three board header files. The old values duplicated the TROPIC01_PWR_PIN configuration, which is inconsistent with the Trezor Safe 7 revision D schematic referenced in the commit message. Because the interrupt line was not yet used in code, this is a hardware-definition fix rather than a runtime bug fix.
Changed components
core/embed/models/T3W1/boards/trezor_t3w1_revA.hcore/embed/models/T3W1/boards/trezor_t3w1_revB.hcore/embed/models/T3W1/boards/trezor_t3w1_revC.hTropic01 secure chip interrupt GPIO configurationInspect captured patch +9 / −9
diff --git a/core/embed/models/T3W1/boards/trezor_t3w1_revA.h b/core/embed/models/T3W1/boards/trezor_t3w1_revA.h
index 6b2b19a9..ed5819e6 100644
--- a/core/embed/models/T3W1/boards/trezor_t3w1_revA.h
+++ b/core/embed/models/T3W1/boards/trezor_t3w1_revA.h
@@ -163,9 +163,9 @@
#define TROPIC01_PWR_PORT GPIOB
#define TROPIC01_PWR_PIN GPIO_PIN_11
#define TROPIC01_PWR_CLK_EN __HAL_RCC_GPIOB_CLK_ENABLE
-#define TROPIC01_INT_PORT GPIOB
-#define TROPIC01_INT_PIN GPIO_PIN_11
-#define TROPIC01_INT_CLK_EN __HAL_RCC_GPIOB_CLK_ENABLE
+#define TROPIC01_INT_PORT GPIOD
+#define TROPIC01_INT_PIN GPIO_PIN_8
+#define TROPIC01_INT_CLK_EN __HAL_RCC_GPIOD_CLK_ENABLE
#define TROPIC01_SPI SPI2
#define TROPIC01_SPI_GTZC_PERIPH GTZC_PERIPH_SPI2
#define TROPIC01_SPI_CLK_EN __HAL_RCC_SPI2_CLK_ENABLE
diff --git a/core/embed/models/T3W1/boards/trezor_t3w1_revB.h b/core/embed/models/T3W1/boards/trezor_t3w1_revB.h
index 6f0dbc6f..80fabd7a 100644
--- a/core/embed/models/T3W1/boards/trezor_t3w1_revB.h
+++ b/core/embed/models/T3W1/boards/trezor_t3w1_revB.h
@@ -163,9 +163,9 @@
#define TROPIC01_PWR_PORT GPIOB
#define TROPIC01_PWR_PIN GPIO_PIN_11
#define TROPIC01_PWR_CLK_EN __HAL_RCC_GPIOB_CLK_ENABLE
-#define TROPIC01_INT_PORT GPIOB
-#define TROPIC01_INT_PIN GPIO_PIN_11
-#define TROPIC01_INT_CLK_EN __HAL_RCC_GPIOB_CLK_ENABLE
+#define TROPIC01_INT_PORT GPIOD
+#define TROPIC01_INT_PIN GPIO_PIN_8
+#define TROPIC01_INT_CLK_EN __HAL_RCC_GPIOD_CLK_ENABLE
#define TROPIC01_SPI SPI2
#define TROPIC01_SPI_GTZC_PERIPH GTZC_PERIPH_SPI2
#define TROPIC01_SPI_CLK_EN __HAL_RCC_SPI2_CLK_ENABLE
diff --git a/core/embed/models/T3W1/boards/trezor_t3w1_revC.h b/core/embed/models/T3W1/boards/trezor_t3w1_revC.h
index 366d796f..7f43de2a 100644
--- a/core/embed/models/T3W1/boards/trezor_t3w1_revC.h
+++ b/core/embed/models/T3W1/boards/trezor_t3w1_revC.h
@@ -181,9 +181,9 @@
#define TROPIC01_PWR_PORT GPIOB
#define TROPIC01_PWR_PIN GPIO_PIN_11
#define TROPIC01_PWR_CLK_EN __HAL_RCC_GPIOB_CLK_ENABLE
-#define TROPIC01_INT_PORT GPIOB
-#define TROPIC01_INT_PIN GPIO_PIN_11
-#define TROPIC01_INT_CLK_EN __HAL_RCC_GPIOB_CLK_ENABLE
+#define TROPIC01_INT_PORT GPIOD
+#define TROPIC01_INT_PIN GPIO_PIN_8
+#define TROPIC01_INT_CLK_EN __HAL_RCC_GPIOD_CLK_ENABLE
#define TROPIC01_SPI SPI2
#define TROPIC01_SPI_GTZC_PERIPH GTZC_PERIPH_SPI2
#define TROPIC01_SPI_CLK_EN __HAL_RCC_SPI2_CLK_ENABLE
Why this scored 15/100
Community notes
Notes can correct, qualify, or add evidence to the AI analysis. Every note shown here has been validated by a human moderator.
The AI analysis stands alone for now. Submit a note if you can add evidence or important context.